

Curriculum Vitae

Siva Rama Krishna Gorla

House No. 9-59
SER Center,
Prasadampadu,
Krishna District,
Andhra Pradesh - 521108

Mobile No.: 8463946734

Email-id: gsrk07447@gmail.com



ACADEMIC DETAILS

Qualification	Institute	University/Board	Specialization	Year of Passing	Per (%)
Ph.D.	Vellore Institute of Technology, Andhra Pradesh	VIT-AP University	Device Modelling	pursuing	8.3
M.Tech	GIET Engineering College	JNTUK	ES & VLSI Design	2014	75%
B.Tech	BVC Engineering College	JNTUK	E.C.E	2011	69.27%
Inter	SRI CHAITANYA Junior College	Board of Intermediate Education, A.P.	Intermediate (M.P.C.)	2007	89%
SSC	KOMMAREDDY Public School	Board of Secondary Education, A.P.	-	2005	86%

Research Publications in Journals:

S.No.	Author(s) Name	Title of the work Paper	Name of the Journal	SCI/Others
1.	Siva Rama Krishna Gorla ¹ , Dr. Chandan Kumar Pandey ²	Reduced OFF-state current and suppressed ambipolarity in a dopingless vertical TFET with dual-drain for high-frequency circuit applications	AEUE- International Journal of Electronics and Communications IF: 3.0	SCI (Q2-Journal)
2	Siva Rama Krishna Gorla ¹ , Dr. Chandan Kumar Pandey ²	High-Sensitivity Detection in Biosensors: A Comparative Study of Inverted T- and L-Channel Charge Plasma TFETs	Micro and nano Structures IF: 3.1	SCI (Q2-Journal)
3.	Siva Rama Krishna Gorla ¹ , Dr. Chandan Kumar Pandey ²	Comparative Analysis of Doping-Less Inverted T and L-Channel TFET Photosensors for NIR Applications	Under Review	(IEEE Access)

ADDITIONAL INFORMATION

- **Graduate Aptitude Test in Engineering (GATE)** in 2020 and 2013 in the **Electronics and Communication (EC)** discipline
 - GATE 2020 Score: 316 with a rank of 14702
 - GATE 2015 Score: 385 with a rank of 23890
 - GATE 2013 Score: 321
- **Gained hands-on training in online TCAD and circuit simulation tools by participating in a simulation workshop jointly organized by IIT Bombay and Synopsys, held from August 1 to 5, 2022.**

- Participated in 6 day PDF " Recent developments in Organic and Nano electronics -RAONE 2023 at SRM university in association with CReST Center, Chang Gung University, Taiwan, held from October 5 to 10, 2023" .

Conference Work Papers :

S.No.	Author(s) Name	Title of the Paper	Published in
1.	Siva Rama Krishna Gorla ¹ , Dr. Chandan Kumar Pandey ²	Drain Engineered Charge Plasma-based Vertical TFET for Improved Device Performance	IEEE
2.	Siva Rama Krishna Gorla ¹ , Dr. Chandan Kumar Pandey ²	Performance Analysis of Double-Gate Junctionless Tunnel FET with a Stepped Channel	IEEE
3.	Siva Rama Krishna Gorla ⁵ , Dr. Chandan Kumar Pandey ²	A Review on Emerging Tunnel FET Structures for High-speed and Low-power Circuit Applications	IEEE
4.	Siva Rama Krishna Gorla ⁴ , Dr. Chandan Kumar Pandey ¹	Performance investigation of L-shaped extended source TFET-based photosensor for near-infrared light sensing applications	IEEE

Work Experience

- **Total Work Experience: 6 years..**
- Worked as Assistant Professor at DVR & DR HS MIC College of Technology, Kanchikacherla, from December 2019 to January 2022. .
- Worked as Assistant Professor at RKCE,Kethanakonda, from August 2018 to November 2019.
- Worked as Assistant Professor at NRI institute of Technology, Agiripalli, from April 2016 to May 2018.
- Currently working as Assistant Professor in Dhanekula institute of engineering & technology , since March 1, 2025.

Subject wise Teaching Experience

- **Electronic Devices And Circuits - 3 Times.**
- **Analog Communication - 3 Times.**
- **Electronic Circuit Analysis - 2 Times.**
- **Digital Communications - 2 Times.**
- **Digital logic design - 2 Times.**

National Conferences, Workshops Participated

1. Attended a workshop titled **"Digital Design through Arduino"**, organized by IIT Hyderabad on 7th January 2017.
2. Participated in a two-day national conference on **"VLSI Design, Signal Processing, Image Processing, Communications & Embedded Systems"** (VSPICE2K15) at JNTU Kakinada.
3. Published a paper titled **"Area and Power Optimized Compression and Decompression Implementation for Lossless WSN Applications"** in the IJRCE Journal.
4. Published a paper titled **"Efficient Power Management Technique by Using DVFS for Mobile Processors"** in IJRECE, Volume 3, Issue 5, November 2015, Page No. 86-89.

5. Presented a paper titled “**Improved Parameters of Smart Antenna System Using RLS Algorithm**” at **NEC College** in the Proceedings of the **International Conference on Advances in Signal Processing and Communications-2K15 (NECICASPC-2K15)**, held on **13th-14th July 2015**.

Administrative Responsibilities:

S.No.	Description	College/ Department Level
1	Exam Cell Coordinator Member	Department Level
2	Projects Monitoring Incharge	Department Level
3	Counselling Coordinator Member	Department Level

Personal information:

- (a) Father's Name: Venkateswara Rao Gorla
(b) Mother's Name: Vijayalakshmi
(c) Gender: Male
(d) DOB: 02-02-1990
(e) Marital Status: Married
(f) Religion: Hindu
(g) Nationality: Indian

G. Siva Rama Krishna

Signature